PA NT ABSTRACTS OF JAOAN

(11)Publication number:

11-266079

(43) Date of publication of application: 28.09.1999

(51)Int.CI.

H05K 3/46

(21)Application number: 10-067984

(71)Applicant: HITACHI LTD

(22)Date of filing:

18.03.1998

(72)Inventor: KITAMURA NAOYA

KYOI MASAYUKI YOSHIZAWA CHIE SHIGI HIDETAKA


WATABE MAKIO

(54) BUILDUP MULTILAYER WIRING BOARD AND MANUFACTURE THEREOF

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a built-up multilayer board, which is equipped with a flat inner layer board and high in reliability and a manufacturing method thereof, wherein a specific hole filling process which elongates a board manufacturing process can be dispensed with, and the inner board can be manufactured by filling many plated through-holes of high aspect ratio with various filling material. SOLUTION: A frame-like conductor pattern 104 is formed on a base board wiring layer 102 and the periphery of a board, being isolated electrically from the wiring layer 102 and surrounding the wiring layer 102, a solvent-free fluid high-molecular precursor is placed on the frame-like conductor pattern 104, and after a plated through-hole 101 inside and gaps between wirings are evacuated, the precursor is filled into the plated through-hole and the gap and is cured under a hydrostatic pressure, the plated through-hole 101 is filled up, and the inner board is planarized being kept free of defects.





LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]